

LIN System Basis Chip Including LIN Transceiver, Voltage Regulator and Wake-Input

Features

- Supply Voltage up to 40V
- Operating Voltage $V_{VS} = 5V$ to 28V
- Supply Current
 - Sleep Mode: Typically 9 μA
 - Silent Mode: Typically 47 μA
 - Very Low Current Consumption at Low Supply Voltages ($2V < V_{VS} < 5.5V$): Typically 130 μA
- Linear Low Drop Voltage Regulator, 85 mA Current Capability:
 - MLC (Multi-Layer Ceramic) Capacitor with 0 Ω ESR
 - Normal, Fail-Safe and Silent Mode
ATA663255: $V_{VCC} = 5.0V \pm 2\%$
ATA663232: $V_{VCC} = 3.3V \pm 2\%$
 - Sleep Mode: VCC Is Switched Off
- VCC Undervoltage Detection with Internal Reset (NRES_int)
- Voltage Regulator Is Short Circuit and Overtemperature Protected
- LIN Physical Layer According to LIN 2.0, 2.1, 2.2, 2.2A and SAEJ2602-2
- Wake-Up Capability via LIN Bus (100 μs Dominant) and WKin Pin (100 μs Low Level)
- Wake-Up Source Recognition
- TXD Time-Out Timer
- Bus Pin Is Overtemperature and Short Circuit Protected versus GND and Battery
- Advanced EMC and ESD Performance
- Fulfills the “OEM Hardware Requirements for LIN in Automotive Applications”, Version.1.3
- Interference and Damage Protection According to ISO7637
- Qualified According to AEC-Q100
- Available in 8-Pin, 3 mm x 3 mm VDFN Package with Wettable Flanks (Moisture Sensitivity Level 1)

Applications


- LIN Networks in Automotive
- Industrial
- Medical
- Consumer Applications

General Description

The ATA663232/55 system basis chip is a fully integrated LIN transceiver, designed according to the LIN specification 2.0, 2.1, 2.2, 2.2A and SAEJ2602-2, with a low drop voltage regulator (3.3V/5V/85 mA) and a high voltage wake-input. The combination of voltage regulator and bus transceiver makes it possible to develop simple but powerful slave nodes in LIN bus systems. ATA663232/55 is designed to handle the low speed data communication in vehicles (for example, in convenience electronics). Improved slope control at the LIN driver ensures secure data communication up to 20 Kbaud. The bus output is designed to withstand high voltage. Sleep mode and Silent mode guarantee minimized current consumption even in the case of a floating or a short circuited LIN bus.


The voltage regulator is a fully integrated low drop voltage regulator, with 5V/3.3V output voltage and 85 mA current capability. It is especially designed for the automotive environment. A key feature is that the current consumption is always below 170 μA (without load), even if the supply voltage is below the regulator’s nominal output voltage.

Package Type



ATA663232/55

Functional Block Diagram



1.0 FUNCTIONAL DESCRIPTION

1.1 Physical Layer Compatibility

Because the LIN physical layer is independent of higher LIN layers (for example LIN protocol layer), all nodes with a LIN physical layer according to revision 2.x can be mixed with LIN physical layer nodes based on earlier versions (LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3) without any restrictions.

1.2 Operating Modes

FIGURE 1-1: OPERATING MODES




TABLE 1-1: OPERATING MODES

Operating Mode	Transceiver	VCC	LIN	TXD	RXD
Fail-Safe	OFF	3.3V/5V	Recessive	Signaling fail-safe sources (see Table 1-2)	
Normal	ON	3.3V/5V	TXD-dependent	Follows data transmission	
Silent	OFF	3.3V/5V	Recessive	High	High
Sleep/Unpowered	OFF	0V	Recessive	Low	Low

1.2.1 NORMAL MODE

This is the normal transmitting and receiving mode of the LIN Interface, in accordance with LIN specification 2.x.


The VCC voltage regulator operates with 3.3V/5V output voltage, with a low tolerance of $\pm 2\%$ and a maximum output current of 85 mA. If an undervoltage condition occurs, the internal reset NRES_int switches to low and the IC changes its state to Fail-Safe mode.

1.2.2 SILENT MODE

A falling edge at EN while TXD is high switches the IC into Silent mode. The TXD signal has to be logic high during the mode select window (Figure 1-2).

The transmission path is disabled in Silent mode. The voltage regulator is active. The overall supply current from V_{Bat} is a combination of the $I_{VSilent} = 47 \mu A$ plus the VCC regulator output current I_{VCC} .

FIGURE 1-2: SWITCHING TO SILENT MODE.




In Silent mode the internal slave termination between the LIN pin and VS pin is disabled to minimize the current consumption in case the pin LIN is short-circuited to GND. Only a weak pull-up current (typically $10\ \mu A$) between the LIN pin and VS pin is present. Silent mode can be activated independently from the current level on pin LIN.

If an undervoltage condition occurs, the internal reset NRES_int switches to low and the System Basis Chip (SBC) changes its state to Fail-Safe mode.

1.2.3 SLEEP MODE

A falling edge at EN while TXD is low switches the IC into Sleep mode. The TXD signal has to be logic low during the mode select window (Figure 1-3).

FIGURE 1-3: SWITCHING TO SLEEP MODE



In order to avoid any influence to the LIN pin when switching into Sleep mode it is possible to switch the EN pin up to 3.2 μ s earlier to low than the TXD pin. The easiest and best way to do this is by having two falling edges at TXD and EN at the same time.

In Sleep mode, the transmission path is disabled. Supply current from V_{Bat} is typically $I_{VSsleep} = 9 \mu$ A. The VCC regulator is switched off, the internal reset NRES_int and pin RXD are low. The internal slave termination between the LIN pin and VS pin is disabled to minimize the current consumption in case the LIN pin is short-circuited to GND. Only a weak pull up current (typically 10 μ A) between the LIN pin and the VS pin is present. The Sleep mode can be activated independently from the current level on the LIN pin. Voltage below the LIN pre-wake detection V_{LINL} at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer.

If the TXD pin is short circuited to GND, it is possible to switch to Sleep mode via EN after $t > t_{dom}$.

1.2.4 FAIL-SAFE MODE

The device automatically switches to Fail-Safe mode at system power-up. The voltage regulator is switched on. The internal reset NRES_int remains low for $t_{res} = 4$ ms and LIN communication is switched off. The IC stays in this mode until EN is switched to high. The IC then changes to Normal mode. A low level at the internal reset NRES_int switches the IC into Fail-Safe mode directly. During Fail-Safe mode the TXD pin is an output and together with the RXD output pin, signals the fail-safe source.

If the device enters Fail-Safe mode coming from the Normal mode (EN = 1) due to an VS undervoltage condition ($V_{VS} < V_{VS_{th_N_F_down}}$), it is possible to switch into Sleep or Silent mode by a falling edge at the EN input. With this feature the current consumption can be further reduced.

A wake-up event switches the IC to Fail-Safe mode.

A wake-up event from either Silent or Sleep mode is signaled to the microcontroller using the RXD pin and the TXD pin. A VS undervoltage condition is also signaled at these two pins. The coding is shown in [Table 1-2](#).

TABLE 1-2: SIGNALING IN FAIL-SAFE MODE

Fail-Safe Sources	TXD	RXD
LIN wake-up (LIN pin)	Low	Low
Local wake-up (WKin pin)	Low	High
$V_{S_{th}}$ (battery) undervoltage detection ($V_{VS} < 3.9V$)	High	Low


1.3 Wake-Up Scenarios from Silent Mode or Sleep Mode

1.3.1 REMOTE WAKE-UP VIA LIN BUS

1.3.1.1 Remote Wake-up from Silent Mode

A remote wake-up from Silent mode is only possible if TXD is high. A voltage less than the LIN pre-wake detection V_{LINL} at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer. A falling edge at the LIN pin followed by a dominant bus level maintained for a certain period of time ($> t_{bus}$) and the following rising edge at pin LIN (see [Figure 1-4](#)) result in a remote wake-up request. The device switches from Silent mode to Fail-Safe mode, the VCC voltage regulator remains activated and the internal LIN slave termination resistor is switched on. The remote wake-up request is indicated by a low level at the RXD pin and TXD pin (strong pull-down at TXD). EN high can be used to switch directly to Normal mode.

FIGURE 1-4: LIN WAKE-UP FROM SILENT MODE




1.3.1.2 Remote Wake-Up from Sleep Mode

A falling edge at the LIN pin followed by a dominant bus level maintained for a certain period of time ($> t_{bus}$) and a following rising edge at the LIN pin result in a remote wake-up request, causing the device to switch from Sleep mode to Fail-Safe mode.

The VCC regulator is activated, and the internal LIN slave termination resistor is switched on. The remote wake-up request is indicated by a low level at RXD and TXD (strong pull-down at TXD). See [Figure 1-5](#).

EN high can be used to switch directly from Sleep/Silent mode to Normal mode. If EN is still high after VCC ramp-up and undervoltage reset time, the IC switches to Normal mode.

FIGURE 1-5: LIN WAKE-UP FROM SLEEP MODE



1.3.2 LOCAL WAKE-UP VIA WKin PIN

A falling edge at the WKin pin followed by a low level maintained for a given time period ($> t_{WKin}$) results in a local wake-up request. The device switches to Fail-Safe mode. The internal slave termination resistor is switched on. The local wake-up request is indicated

by a low level at the TXD pin to generate an interrupt for the microcontroller. When the WKin pin is low, it is possible to switch to Silent mode or Sleep mode via the EN pin. In this case, the wake-up signal has to be switched to high $> 10 \mu s$ before the negative edge at WKin starts a new local wake-up request.

FIGURE 1-6: LOCAL WAKE-UP VIA WKin PIN FROM SLEEP MODE





FIGURE 1-7: LOCAL WAKE-UP VIA WKin PIN FROM SILENT MODE



1.3.3 WAKE-UP SOURCE RECOGNITION

The device can distinguish between different wake-up sources. The wake-up source can be read on the TXD and RXD pin in Fail-Safe mode. These flags are immediately reset if the microcontroller sets the EN pin to high and the IC is in Normal mode.

TABLE 1-3: SIGNALING IN FAIL-SAFE MODE

Fail-Safe Sources	TXD	RXD
Bus wake-up (LIN pin)	Low	Low
Local wake-up (WKin pin)	Low	High
$V_{S_{th}}$ (battery) undervoltage detection ($V_S < 3.9V$)	High	Low

1.4 Behavior under Low Supply Voltage Condition

After the battery voltage has been connected to the application circuit, the voltage at the VS pin increases according to the block capacitor used in the application (see [Typical Application Circuit](#)). If V_{VS} is higher than the minimum VS operation threshold $V_{VS_{th_U_F_up}}$, the IC mode changes from Unpowered mode to Fail-Safe mode. As soon as V_{VS} exceeds the undervoltage threshold $V_{VS_{th_F_N_up}}$, the LIN transceiver can be activated.

The VCC output voltage reaches its nominal value after t_{VCC} . This parameter depends on the externally applied VCC capacitor and the load. The internal reset NRES_int output is low for the reset time delay t_{reset} . No mode change is possible during this time t_{reset} .

The behavior of VCC, the internal reset NRES_int and VS is shown in [Figure 1-8](#), [Figure 1-9](#), [Figure 1-10](#) and [Figure 1-11](#).

FIGURE 1-8: VCC AND THE INTERNAL RESET NRES_INT VERSUS VS (RAMP-UP) FOR 3.3V.




FIGURE 1-9: VCC AND THE INTERNAL RESET NRES_INT VERSUS VS (RAMP-DOWN) FOR 3.3V.




FIGURE 1-10: VCC AND THE INTERNAL RESET NRES_INT VERSUS VS (RAMP-UP) FOR 5V.





FIGURE 1-11: VCC AND THE INTERNAL RESET NRES_INT VERSUS VS (RAMP-DOWN) FOR 5V.



The graphs are only valid if the VS ramp-up and ramp-down times are much slower than the VCC ramp-up time t_{VCC} and the internal reset NRES_int delay time t_{reset} .

If during **Sleep mode** the voltage level of V_{VS} drops below the undervoltage detection threshold $V_{VS_th_N_F_down}$ (typically 4.3V), the operation mode is not changed and no wake-up is possible. Only if the supply voltage on pin VS drops below the VS operation threshold $V_{VS_th_U_down}$ (typically 2.05V), does the IC switch to Unpowered mode.

If during **Silent mode** the VCC voltage drops below the VCC undervoltage threshold $V_{VCC_th_uv_down}$ the IC switches into Fail-Safe mode. If the supply voltage on pin VS drops below the VS operation threshold $V_{VS_th_U_down}$ (typically 2.05V), does the IC switch to Unpowered mode.

If during **Normal mode** the voltage level on the VS pin drops below the VS undervoltage detection threshold $V_{VS_th_N_F_down}$ (typically 4.3V), the IC switches to Fail-Safe mode. This means the LIN transceiver is disabled in order to avoid malfunctions or false bus messages. The voltage regulator remains active.


- **For 3.3V SBC:** In this undervoltage situation it is possible to switch the device into Sleep mode or Silent mode by a falling edge at the EN input. For this feature, switching into these two current saving modes is always guaranteed, allowing current consumption to be reduced even further. When the VCC voltage drops below the VCC undervoltage threshold $V_{VCC_th_uv_down}$ (typically 2.6V) the IC switches into Fail-Safe mode.
- **For 5V SBC:** Because of the VCC undervoltage condition in this situation, the IC is in Fail-Safe mode and can be switched into Sleep mode only. Only when the supply voltage V_{VS} drops below the operation threshold $V_{VS_th_U_down}$ (typically 2.05V) does the IC switch into Unpowered mode.

The current consumption of the SBC in Silent mode or in Fail-Safe mode is always below 170 μ A, even when the supply voltage V_{VS} is lower than the regulator's nominal output voltage V_{VCC} .

ATA663232/55

1.5 Voltage Regulator

FIGURE 1-12: VOLTAGE REGULATOR: SUPPLY VOLTAGE RAMP-UP AND RAMP-DOWN




The voltage regulator needs an external capacitor for compensation and to smooth the disturbances from the microcontroller. It is recommended to use a MLC capacitor with a minimum capacitance of 3.5 μ F together with a 100 nF ceramic capacitor. Depending on the application, the values of these capacitors can be modified by the customer.

During a short circuit at VCC, the output limits the output current to I_{VCClim} . Because of undervoltage, the internal reset NRES_int switches to low. If the chip temperature exceeds the value T_{VCCoff} , the VCC output switches off. The chip cools down and, after a hysteresis of T_{hys} , switches the output on again.

When the ATA663232/55 is being soldered onto the PCB it is mandatory to connect the exposed thermal pad with a wide GND plate on the printed board to get a good heat sink.

The main power dissipation of the IC is created from the VCC output current I_{VCC} , which is needed for the application. See [Figure 1-13](#).

FIGURE 1-13: POWER DISSIPATION: SAFE OPERATING AREA: REGULATOR'S OUTPUT CURRENT I_{VCC} VERSUS SUPPLY VOLTAGE VS AT DIFFERENT AMBIENT TEMPERATURES ($R_{thJA} = 50K/W$ ASSUMED).



1.6 Pin Descriptions

The descriptions of the pins are listed in [Table 1-4](#).

TABLE 1-4: PIN FUNCTION TABLE

Pin Number	Symbol	Description
1	RXD	Receive data output.
2	EN	Enables Normal mode if the input is high.
3	WKin	High voltage input for local wake-up request. If not needed, connect directly to VS.
4	TXD	Transmit data input.
5	GND	Ground, exposed thermal pad.
6	LIN	LIN bus line input/output.
7	VS	Supply voltage.
8	VCC	Output voltage regulator 3.3V/5V/85 mA.
EP	EP	Exposed Thermal Pad (GND).

1.6.1 OUTPUT PIN (RXD)

In Normal mode this pin reports the state of the LIN bus to the microcontroller. LIN high (recessive state) is indicated by a high level at RXD; LIN low (dominant state) is indicated by a low level at RXD.

The output is a push-pull stage switching between VCC and GND. The AC characteristics are measured by an external load capacitor of 20 pF.

In silent mode the RXD output switches to high.

1.6.2 ENABLE INPUT PIN (EN)

The enable input pin controls the operating mode of the device. If EN is high, the circuit is in Normal mode, with transmission paths from TXD to LIN and from LIN to RXD both active. The VCC voltage regulator operates with 3.3V/5V/85 mA output capability.

If EN is switched to low while TXD is still high, the device is forced to Silent mode. No data transmission is then possible, and current consumption is reduced to $I_{VSSilent}$ typ. 47 μ A. The VCC regulator retains its full functionality.

If EN is switched to low while TXD is low, the device is forced to Sleep mode. No data transmission is possible, and the voltage regulator is switched off.

The EN pin provides a pull down resistor to force the transceiver into recessive mode if EN is disconnected.

1.6.3 WAKE INPUT PIN (WKin)

The WKin pin is a high-voltage input used to wake-up the device from Sleep mode or Silent mode. It is usually connected to an external switch in the application to generate a local wake-up. A pull-up current source with typically 10 μ A is implemented. The voltage threshold for a wake-up signal is typically 2V below the VS voltage. If a local wake-up is not needed in the application, the WKin pin can be connected directly to the VS pin.

1.6.4 INPUT/OUTPUT (TXD)

In Normal mode the TXD pin is the microcontroller interface for controlling the state of the LIN output. TXD must be pulled to ground in order to drive the LIN bus low. If TXD is high or unconnected (internal pull up resistor), the LIN output transistor is turned off and the bus is in the recessive state. If the TXD pin stays at GND level while switching into Normal mode, it must be pulled to high level longer than 10 μ s before the LIN driver can be activated. This feature prevents the bus line from being accidentally driven to dominant state after Normal mode has been activated (also in case of a short circuit at TXD to GND). During Fail-Safe mode, this pin is used as output and signals the fail-safe source.

The TXD input has an internal pull up resistor.

An internal timer prevents the bus line from being driven permanently in the dominant state. If TXD is forced to low longer than $t_{dom} > 20$ ms, the LIN bus driver is switched to the recessive state. Nevertheless, when switching to Sleep mode, the actual level at the TXD pin is relevant.

To reactivate the LIN bus driver, switch TXD to high (> 10 μ s).

1.6.5 GROUND PIN (GND)

The IC does not affect the LIN bus in the event of GND disconnection. It is able to handle a ground shift of up to 11.5% of V_{VS} .

1.6.6 BUS PIN (LIN)

A low side driver with internal current limitation and thermal shut down as well as an internal pull up resistor according to LIN specification 2.x is implemented. The voltage range is from -27V to +40V. This pin exhibits no reverse current from the LIN bus to VS, even in the

ATA663232/55

event of a GND shift or VBat disconnection. The LIN receiver thresholds comply with the LIN protocol specification.

The fall time (from recessive to dominant) and the rise time (from dominant to recessive) are slope-controlled.

During a short circuit at LIN to V_{Bat}, the output limits the output current to I_{BUS_LIM}. Due to the power dissipation, the chip temperature exceeds T_{LINoff} and the LIN output is switched off. The chip cools down and after a hysteresis of T_{hys}, switches the output on again. RXD stays on high because LIN is high. The VCC regulator works independently during LIN overtemperature switch-off.

During a short circuit from LIN to GND the IC can be switched into Sleep or Silent mode and even in this case the current consumption is lower than 100 μ A in Sleep mode and lower than 120 μ A in Silent mode. If the short circuit disappears, the IC starts with a remote wake-up.

The reverse current is < 2 μ A at pin LIN during loss of V_{Bat}. This is optimal behavior for bus systems where some slave nodes are supplied from battery or ignition.

1.6.7 SUPPLY PIN (VS)


LIN operating voltage is V_{VS} = 5V to 28V. Undervoltage detection is implemented to disable transmission if V_{VS} falls below typ. 4.5V, thereby avoiding false bus messages. After switching on V_{VS}, the IC starts in Fail-Safe mode and the voltage regulator is switched on.

The supply current in Sleep mode is typically 9 μ A and 47 μ A in Silent mode.

1.6.8 VOLTAGE REGULATOR OUTPUT PIN (VCC)

The internal 3.3V/5V voltage regulator is capable of driving loads up to 85 mA, supplying the microcontroller and other ICs on the PCB and is protected against overload by means of current limitation and overtemperature shutdown. Furthermore, the output voltage is monitored and causes an internal reset signal NRES_int, if it drops below a defined threshold V_{VCC_th_uv_down}.

Typical Application Circuit



2.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Supply Voltage V_{VS}	-0.3V to +40V
VS Pulse Time ≤ 500 ms, $T_{amb} = +25^{\circ}\text{C}$, Output Current $I_{VCC} \leq 85$ mA	+43.5V
VS Pulse Time ≤ 2 min, $T_{amb} = +25^{\circ}\text{C}$, Output Current $I_{VCC} \leq 85$ mA	+28V
Logic Pins:	
Voltage Levels (RxD, TxD, EN), V_{Logic}	-0.3V to +5.5V
Output DC Currents, I_{Logic}	-5 mA to +5 mA
LIN:	
DC Voltage, V_{LIN}	-27V to +40V
Pulse Time < 500 ms, V_{LIN}	-27V to +43.5V
WKin Voltage Levels:	
DC Voltage, V_{WKin}	-0.3V to +40V
Transient Voltage ⁽¹⁾ , V_{WKin}	-150V to +100V
VCC:	
DC Voltage, V_{VCC}	-0.3V to +5.5V
DC Input Current, I_{VCC}	+200 mA
ESD ⁽²⁾ Pin VS, LIN, WKin to GND (with external circuitry according to applications diagram)	± 6 kV
ESD HBM following STM5.1 with 1.5 k Ω /100 pF:	
Pin VS, LIN to GND	± 6 kV
Pin WKin to GND	± 5 kV
HBM ESD, ANSI/ESD-STM5.1, JESD22-A114, AEC-Q100 (002).....	± 3 kV
CDM ESD STM 5.3.1	± 750 V
Machine Model ESD AEC-Q100-RevF(003).....	± 200 V
Virtual Junction Temperature, T_{VJ}	-40°C to +150°C
Storage Temperature, T_{stg}	-55°C to +150°C

† **Notice:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

‡ **Notice:** The device is not ensured to function outside its operating ratings.

Note 1: According to ISO7637 (coupling 1 nF), with 2 x 1.3 k Ω .

2: According to IBEE LIN EMC Test specification 1.0 following IEC 61000-4-2.

ATA663232/55

ELECTRICAL CHARACTERISTICS

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}\text{C} < T_{VJ} < 150^{\circ}\text{C}$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
1 VS Pin							
1.1	Nominal DC Voltage Range	VS	5	13.5	28	V	
1.2	Supply Current in Sleep Mode	$I_{VSsleep}$	6	9	15	μA	Sleep mode $V_{LIN} > V_{VS} - 0.5V$ $V_{VS} < 14V$, $T = 27^{\circ}\text{C}$ (Note 1)
		$I_{VSsleep}$	3	11	18	μA	Sleep mode $V_{LIN} > V_{VS} - 0.5V$ $V_{VS} < 14V$
		$I_{VSsleep_short}$	20	50	100	μA	Sleep mode $V_{LIN} = 0V$ bus shorted to GND $V_{VS} < 14V$
1.3	Supply Current in Silent Mode	$I_{VSSilent}$	30	47	58	μA	Bus recessive $5.5V < V_{VS} < 14V$ without load at VCC $T = 27^{\circ}\text{C}$ (Note 1)
		$I_{VSSilent}$	30	50	64	μA	Bus recessive $5.5V < V_{VS} < 14V$ without load at VCC
		$I_{VSSilent}$	50	130	170	μA	Bus recessive $2V < V_{VS} < 5.5V$ without load at VCC
		$I_{VSSilent_short}$	50	80	120	μA	Silent mode $5.5V < V_{VS} < 14V$ bus shorted to GND without load at VCC
1.4	Supply Current in Normal Mode	I_{VSrec}	150	230	290	μA	Bus recessive $V_{VS} < 14V$ without load at VCC
1.5	Supply Current in Normal Mode	I_{VSdom}	200	700	950	μA	Bus dominant (internal LIN pull up resistor active) $V_{VS} < 14V$ without load at VCC
1.6	Supply current in Fail-Safe Mode	I_{VSfail}	40	55	80	μA	Bus recessive $5.5V < V_{VS} < 14V$ without load at VCC
		I_{VSfail}	50	130	170	μA	Bus recessive $2.0V < V_{VS} < 5.5V$ without load at VCC
1.7	VS Undervoltage Threshold (Switching from Normal to Fail-Safe Mode)	$V_{VS_th_N_F_down}$	3.9	4.3	4.7	V	Decreasing supply voltage
		$V_{VS_th_F_N_up}$	4.1	4.6	4.9	V	Increasing supply voltage
1.8	VS Undervoltage Hysteresis	$V_{VS_hys_F_N}$	0.1	0.25	0.4	V	
1.9	VS Operation Threshold (Switching to Unpowered Mode)	$V_{VS_th_U_down}$	1.9	2.05	2.3	V	Switch to Unpowered mode
		$V_{VS_th_U_up}$	2.0	2.25	2.4	V	Switch from Unpowered to Fail-Safe mode
1.10	VS Undervoltage Hysteresis	$V_{VS_hys_U}$	0.1	0.2	0.3	V	
2 RXD Output Pin							
2.1	Low Level Output Sink Capability	V_{RXDL}	—	0.2	0.4	V	Normal mode, $V_{LIN} = 0V$, $I_{RXD} = 2\text{ mA}$

Note 1: 100% correlation tested.

2: Characterized on samples.

3: Design parameter.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
2.2	High-Level Output Source Capability	V_{RXDH}	$V_{VCC} - 0.4V$	$V_{VCC} - 0.2V$	—	V	Normal mode $V_{LIN} = V_{VS}$, $I_{RXD} = -2mA$
3	TXD Input/Output Pin						
3.1	Low-Level Voltage Input	V_{TXDL}	-0.3	—	+0.8	V	
3.2	High-Level Voltage Input	V_{TXDH}	2	—	$V_{VCC} + 0.3V$	V	
3.3	Pull-Up Resistor	R_{TXD}	40	70	100	k Ω	$V_{TXD} = 0V$
3.4	High-Level Leakage Current	I_{TXD}	-3	—	+3	μA	$V_{TXD} = V_{VCC}$
3.7	Low-Level Output Sink Current at LIN Wake-Up Request	I_{TXD}	2	2.5	8	mA	Fail-Safe mode $V_{LIN} = V_{VS}$ $V_{TXD} = 0.4V$
4	EN Input Pin						
4.1	Low-Level Voltage Input	V_{ENL}	-0.3	—	+0.8	V	
4.2	High-Level Voltage Input	V_{ENH}	2	—	$V_{VCC} + 0.3V$	V	
4.3	Pull-Down Resistor	R_{EN}	50	125	200	k Ω	$V_{EN} = V_{VCC}$
4.4	Low-Level Input Current	I_{EN}	-3	—	+3	μA	$V_{EN} = 0V$
5	Internal Reset NRES_int						
5.1	Undervoltage Reset Time	t_{Reset}	2	4	6	ms	$V_{VS} \geq 5.5V$ (Note 1)
5.2	Reset Debounce Time for Falling Edge	t_{res_f}	0.5	—	10	μs	$V_{VS} \geq 5.5V$ (Note 3)
6	WKin Pin						
6.1	High-Level Input Voltage	V_{WKinH}	$V_{VS} - 1V$	—	$V_{VS} + 0.3V$	V	
6.2	Low-Level Input Voltage	V_{WKinL}	-1	—	$V_{VS} - 3.3V$	V	Initializes a wake-up signal
6.3	WKin Pull-Up Current	I_{WKin}	-30	-10	—	μA	$V_{VS} < 28V$, $V_{WKin} = 0V$
6.4	High-Level Leakage Current	I_{WKinL}	-5	—	+5	μA	$V_{VS} = 28V$, $V_{WKin} = 28V$
6.5	Debounce Time of Low Pulse for Wake-Up via WKin Pin	t_{WKL}	50	100	150	μs	$V_{WKin} = 0V$
8	VCC Voltage Regulator (3.3V)						
8.1	Output Voltage VCC	V_{VCCnor}	3.234	—	3.366	V	$4V < V_{VS} < 18V$ (0 mA to 50 mA)
		V_{VCCnor}	3.234	—	3.366	V	$4.5V < V_{VS} < 18V$ (0 mA to 85 mA) (Note 2)

Note 1: 100% correlation tested.

2: Characterized on samples.

3: Design parameter.

ATA663232/55

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
8.2	Output Voltage V_{VCC} at Low V_{VS}	V_{VCClow}	$V_{VS} - V_D$	—	3.366	V	$3V < V_{VS} < 4V$
8.3	Regulator Drop Voltage	V_{D1}	—	100	150	mV	$V_{VS} > 3V$, $I_{VCC} = -15$ mA
8.4	Regulator Drop Voltage	V_{D2}	—	300	500	mV	$V_{VS} > 3V$, $I_{VCC} = -50$ mA
8.5	Line Regulation Maximum	VCC_{line}	—	0.1	0.2	%	$4V < V_{VS} < 18V$
8.6	Load Regulation Maximum	VCC_{load}	—	0.1	0.5	%	5 mA $< I_{VCC} < 50$ mA
8.7	Output Current Limitation	I_{VCClim}	—	-180	-120	mA	$V_{VS} > 4V$
8.8	Load Capacity	C_{load}	3.5	4.7	—	μ F	MLC capacitor (Note 3)
8.9	VCC Undervoltage Threshold (NRES_int low)	$V_{VCC_th_uv_down}$	2.2	2.5	2.8	V	Referred to VCC $V_{VS} > 4V$
	VCC Undervoltage Threshold (NRES_int high)	$V_{VCC_th_uv_up}$	2.4	2.6	2.9	V	Referred to VCC $V_{VS} > 4V$
8.10	Hysteresis of VCC Undervoltage Threshold	$V_{VCC_hys_uv}$	100	200	300	mV	Referred to VCC $V_{VS} > 4V$
8.11	Ramp-Up Time $V_{VS} > 4V$ to $V_{VCC} = 3.3V$	t_{VCC}	—	1	1.5	ms	$C_{VCC} = 4.7$ μ F $I_{load} = -5$ mA at VCC
9	VCC Voltage Regulator (5V)						
9.1	Output voltage VCC	V_{VCCnor}	4.9	—	5.1	V	$5.5V < V_{VS} < 18V$ (0 mA to 50 mA)
		V_{VCCnor}	4.9	—	5.1	V	$6V < V_{VS} < 18V$ (0 mA to 85 mA) (Note 2)
9.2	Output Voltage V_{VCC} at Low V_{VS}	V_{VCClow}	$V_{VS} - V_D$	—	5.1	V	$4V < V_{VS} < 5.5V$
9.3	Regulator Drop Voltage	V_{D1}	—	100	200	mV	$V_{VS} > 4V$, $I_{VCC} = -20$ mA
9.4	Regulator Drop Voltage	V_{D2}	—	300	500	mV	$V_{VS} > 4V$, $I_{VCC} = -50$ mA
9.5	Regulator Drop Voltage	V_{D3}	—	—	150	mV	$V_{VS} > 3.3V$, $I_{VCC} = -15$ mA
9.6	Line Regulation Maximum	VCC_{line}	—	0.1	0.2	%	$5.5V < V_{VS} < 18V$
9.7	Load Regulation Maximum	VCC_{load}	—	0.1	0.5	%	5 mA $< I_{VCC} < 50$ mA
9.8	Output Current Limitation	I_{VCClim}	—	-180	-120	mA	$V_{VS} > 5.5V$
9.9	Load Capacity	C_{load}	3.5	4.7	—	μ F	MLC capacitor (Note 3)

Note 1: 100% correlation tested.

2: Characterized on samples.

3: Design parameter.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
9.10	VCC Undervoltage Threshold (NRES_int low)	$V_{VCC_th_uv_down}$	4.2	4.4	4.6	V	Referred to VCC $V_{VS} > 4V$
	VCC Undervoltage Threshold (NRES_int high)	$V_{VCC_hys_uv}$	4.3	4.6	4.8	V	Referred to VCC $V_{VS} > 4V$
9.11	Hysteresis of Undervoltage Threshold	$V_{VCC_hys_uv}$	100	200	300	mV	Referred to VCC $V_{VS} > 5.5V$
9.12	Ramp-Up Time $V_{VS} > 5.5V$ to $V_{VCC} = 5V$	t_{VCC}	—	1	1.5	ms	$C_{VCC} = 4.7 \mu F$ $I_{load} = -5 \text{ mA at VCC}$
10	LIN Bus Driver: Bus Load Conditions: Load 1 (small): 1 nF, 1 kΩ; Load 2 (large): 10 nF, 500Ω;; $C_{RXD} = 20 \text{ pF}$, Load 3 (medium): 6.8 nF, 660Ω characterized on samples 12.7 and 12.8 specifies the timing parameters for proper operation at 20 kb/s and 12.9 and 12.10 at 10.4 kb/s						
10.1	Driver Recessive Output Voltage	V_{BUSrec}	$0.9 * V_{VS}$	—	V_{VS}	V	Load1/Load2
10.2	Driver Dominant Voltage	$V_{_LoSUP}$	—	—	1.2	V	$V_{VS} = 7V$ $R_{load} = 500\Omega$
10.3	Driver Dominant Voltage	$V_{_HiSUP}$	—	—	2	V	$V_{VS} = 18V$ $R_{load} = 500\Omega$
10.4	Driver Dominant Voltage	$V_{_LoSUP_1k}$	0.6	—	—	V	$V_{VS} = 7V$ $R_{load} = 1000\Omega$
10.5	Driver Dominant Voltage	$V_{_HiSUP_1k}$	0.8	—	—	V	$V_{VS} = 18V$ $R_{load} = 1000\Omega$
10.6	Pull-Up Resistor to V_{VS}	R_{LIN}	20	30	47	k Ω	The serial diode is mandatory
10.7	Voltage Drop at the Serial Diodes	$V_{SerDiode}$	0.4	—	1.0	V	In pull-up path with R_{slave} $I_{SerDiode} = 10 \text{ mA (Note 3)}$
10.8	LIN Current Limitation $V_{BUS} = V_{Bat_max}$	I_{BUS_LIM}	40	120	200	mA	
10.9	Input Leakage Current at the Receiver Including Pull-Up Resistor as Specified	$I_{BUS_PAS_dom}$	-1	-0.35	—	mA	Input leakage current driver off $V_{BUS} = 0V$ $V_{Bat} = 12V$
10.10	Leakage Current LIN Recessive	$I_{BUS_PAS_rec}$	—	10	20	μA	Driver off $8V < V_{Bat} < 18V$ $8V < V_{BUS} < 18V$ $V_{BUS} \geq V_{Bat}$

- Note 1:** 100% correlation tested.
2: Characterized on samples.
3: Design parameter.

ATA663232/55

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
10.11	Leakage Current when Control Unit Disconnected from Ground. Loss of local ground must not affect communication in the residual network.	$I_{BUS_NO_gnd}$	-10	+0.5	+10	μA	$GND_{Device} = V_{VS}$ $V_{Bat} = 12V$ $0V < V_{BUS} < 18V$
10.12	Leakage Current at Disconnected Battery. Node has to sustain the current that can flow under this condition. Bus must remain operational under this condition.	$I_{BUS_NO_bat}$	—	0.1	2	μA	V_{Bat} disconnected $V_{SUP_Device} = GND$ $0V < V_{BUS} < 18V$
10.13	Capacitance on pin LIN to GND	C_{LIN}	—	—	20	pF	Note 3
11	LIN Bus Receiver						
11.1	Center of Receiver Threshold	V_{BUS_CNT}	$0.475 * V_{VS}$	$0.5 * V_{VS}$	$0.525 * V_{VS}$	V	$V_{BUS_CNT} = (V_{th_dom} + V_{th_rec})/2$
11.2	Receiver Dominant State	V_{BUSdom}	-27	—	$0.4 * V_{VS}$	V	$V_{EN} = 5V/3.3V$
11.3	Receiver Recessive State	V_{BUSrec}	$0.6 * V_{VS}$	—	40	V	$V_{EN} = 5V/3.3V$
11.4	Receiver Input Hysteresis	V_{BUShys}	$0.028 * V_{VS}$	$0.1 * V_{VS}$	$0.175 * V_{VS}$	V	$V_{hys} = V_{th_rec} - V_{th_dom}$
11.5	Pre-Wake Detection LIN High-Level Input Voltage	V_{LINH}	$V_{VS} - 2V$	—	$V_{VS} + 0.3V$	V	
11.6	Pre-Wake Detection LIN Low-Level Input Voltage	V_{LINL}	-27	—	$V_{VS} - 0.3V$	V	Activates the LIN receiver
12	Internal Timers						
12.1	Dominant Time for Wake-Up via LIN Bus	t_{bus}	50	100	150	μs	$V_{LIN} = 0V$
12.2	Time Delay for Mode Change from Fail-Safe into Normal Mode via EN Pin	t_{norm}	5	15	20	μs	$V_{EN} = 5V/3.3V$
12.3	Time Delay for Mode Change from Normal Mode to Sleep Mode via EN Pin	t_{sleep}	5	15	20	μs	$V_{EN} = 0V$
12.5	TXD Dominant Time-Out Time	t_{dom}	20	40	60	ms	$V_{TXD} = 0V$

Note 1: 100% correlation tested.

2: Characterized on samples.

3: Design parameter.


ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
12.6	Time Delay for Mode Change from Silent Mode into Normal Mode via EN Pin	t_{s_n}	5	15	40	μs	$V_{EN} = 5V/3.3V$
12.7	Duty Cycle 1	D1	0.396	—	—	—	$T_{HRec(max)} = 0.744 * V_{VS}$ $T_{HDom(max)} = 0.581 * V_{VS}$ $V_{VS} = 7.0V \text{ to } 18V$ $t_{Bit} = 50 \mu s$ $D1 = t_{bus_rec(min)}/(2 * t_{Bit})$
12.8	Duty Cycle 2	D2	—	—	0.581	—	$T_{HRec(min)} = 0.422 * V_{VS}$ $T_{HDom(min)} = 0.284 * V_{VS}$ $V_{VS} = 7.6V \text{ to } 18V$ $t_{Bit} = 50 \mu s$ $D2 = t_{bus_rec(max)}/(2 * t_{Bit})$
12.9	Duty Cycle 3	D3	0.417	—	—	—	$T_{HRec(max)} = 0.778 * V_{VS}$ $T_{HDom(max)} = 0.616 * V_{VS}$ $V_{VS} = 7.0V \text{ to } 18V$ $t_{Bit} = 96 \mu s$ $D3 = t_{bus_rec(min)}/(2 * t_{Bit})$
12.10	Duty Cycle 4	D4	—	—	0.590	—	$T_{HRec(min)} = 0.389 * V_{VS}$ $T_{HDom(min)} = 0.251 * V_{VS}$ $V_{VS} = 7.6V \text{ to } 18V$ $t_{Bit} = 96 \mu s$ $D4 = t_{bus_rec(max)}/(2 * t_{Bit})$
12.11	Slope Time Falling and Rising Edge at LIN	t_{SLOPE_fall} t_{SLOPE_rise}	3.5	—	22.5	μs	$V_{VS} = 7.0V \text{ to } 18V$
13	Receiver Electrical AC Parameters of the LIN Physical Layer LIN Receiver, RXD Load Conditions: $C_{RXD} = 20 \text{ pF}$						
13.1	Propagation Delay of Receiver	t_{rx_pd}	—	—	6	μs	$V_{VS} = 7.0V \text{ to } 18V$ $t_{rx_pd} = \max(t_{rx_pdr}, t_{rx_pdf})$
13.2	Symmetry of Receiver Propagation Delay Rising Edge Minus Falling Edge	t_{rx_sym}	-2	—	+2	μs	$V_{VS} = 7.0V \text{ to } 18V$ $t_{rx_sym} = t_{rx_pdr} - t_{rx_pdf}$

- Note 1:** 100% correlation tested.
Note 2: Characterized on samples.
Note 3: Design parameter.

FIGURE 2-1: DEFINITION OF BUS TIMING CHARACTERISTICS



TEMPERATURE SPECIFICATIONS



Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Thermal Resistance Virtual Junction to Exposed Thermal Pad	R_{thvJC}	—	+10	—	K/W	
Thermal Resistance Virtual Junction to Ambient, where Exposed Thermal Pad is Soldered to PCB According to JEDEC	R_{thvJA}	—	+50	—	K/W	
Thermal Shutdown of VCC Regulator	T_{VCCoff}	+150	+165	+180	°C	
Thermal Shutdown of LIN Output	T_{LINoff}	+150	+165	+180	°C	
Thermal Shutdown Hysteresis	T_{hys}	—	+10	—	°C	

3.0 PACKAGING INFORMATION

3.1 Package Marking Information

8-Lead 3 x 3 mm VDFN

Example




Legend:	XX...X	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

ATA663232/55

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-21358 Rev B Sheet 1 of 2

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Terminals	N	8		
Pitch	e	0.65 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.03	0.05
Terminal Thickness	A3	0.203 REF		
Overall Length	D	3.00 BSC		
Exposed Pad Length	D2	2.30	2.40	2.50
Overall Width	E	3.00 BSC		
Exposed Pad Width	E2	1.50	1.60	1.70
Terminal Width	b	0.25	0.30	0.35
Terminal Length	L	0.35	0.40	0.45
Terminal-to-Exposed-Pad	K	0.20	-	-
Wettable Flank Step Cut Depth	A4	0.10	0.13	0.15
Wettable Flank Step Cut Width	E3	-	-	0.04

Notes:


- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21358 Rev B Sheet 2 of 2

ATA663232/55

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	X2			1.70
Optional Center Pad Length	Y2			2.50
Contact Pad Spacing	C	3.00		
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.80
Contact Pad to Center Pad (X8)	G1	0.20		
Contact Pad to Contact Pad (X6)	G2	0.20		
Pin 1 Index Chamfer	CH	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23358 Rev B

APPENDIX A: REVISION HISTORY

Revision A (October 2017)

- Original Release of this Document.
- Updated the Typical Application Circuit.
- Minor text changes throughout.
- This document replaces Atmel - 9231A-AUTO-08/15.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>XX</u>	<u>[X]</u> ⁽¹⁾	<u>X</u>	
Device	Package	Tape and Reel Option	Package Directives Classification	
Device: ATA663232: LIN System Basis Chip Including LIN Transceiver, 3.3V Voltage Regulator and Wake-Input ATA663255: LIN System Basis Chip Including LIN Transceiver, 5V Voltage Regulator and Wake-Input				Examples: a) ATA663232-GBQW: ATA663232, 8-Lead VDFN, Tape and Reel, Package according to RoHS b) ATA663255-GBQW: ATA663255, 8-Lead VDFN, Tape and Reel, Package according to RoHS Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. 2: RoHS compliant, Maximum concentration value of 0.09% (900 ppm) for Bromine (Br) and Chlorine (Cl) and less than 0.15% (1500 ppm) total Bromine (Br) and Chlorine (Cl) in any homogeneous material. Maximum concentration value of 0.09% (900 ppm) for Antimony (Sb) in any homogeneous material.
Package:	GB	=	8-Lead VDFN	
Tape and Reel Option:	Q	=	330 mm diameter Tape and Reel	
Package Directives Classification:	W	=	Package according to RoHS ⁽²⁾	

ATA663232/55

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoC® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

**QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =**

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELoC, KEELoC logo, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICTail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved.
ISBN: 978-1-5224-2271-6



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon

Hong Kong
Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-3326-8000
Fax: 86-21-3326-8021

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7289-7561

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820