

CD40109B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS
				-55	-40	+85	+125	Min.	Typ.	
Quiescent Device Current, I_{DD} Max.	—	0,5	5	1	1	30	30	—	0.02	1
	—	0,10	10	2	2	60	60	—	0.02	2
	—	0,15	15	4	4	120	120	—	0.02	4
	—	0,20	20	20	20	600	600	—	0.04	20
Output Low (Sink) Current I_{OL} Min.	0,4	0,5	5	0,64	0,61	0,42	0,36	0,51	1	—
	0,5	0,10	10	1,6	1,5	1,1	0,9	1,3	2,6	—
	1,5	0,15	15	4,2	4	2,8	2,4	3,4	6,8	—
Output High (Source) Current, I_{OH} Min.	4,6	0,5	5	-0,64	-0,61	-0,42	-0,36	-0,51	-1	—
	2,5	0,5	5	-2	-1,8	-1,3	-1,15	-1,6	-3,2	—
	9,5	0,10	10	-1,6	-1,5	-1,1	-0,9	-1,3	-2,6	—
	13,5	0,15	15	-4,2	-4	-2,8	-2,4	-3,4	-6,8	—
Output Voltage: Low-Level, V_{OL} Max.	—	0,5	5	0,05			—	0	0,05	—
	—	0,10	10	0,05			—	0	0,05	—
	—	0,15	15	0,05			—	0	0,05	—
Output Voltage: High-Level, V_{OH} Min.	—	0,5	5	4,95			4,95	5	—	—
	—	0,10	10	9,95			9,95	10	—	—
	—	0,15	15	14,95			14,95	15	—	—
Input Current I_{IN} Max.	—	0,18	18	±0,1	±0,1	±1	±1	—	±10 ⁻⁵	±0,1
3-State Output Leakage Current I_{OUT} Max.	—	0,18	18	±0,4	±0,4	±12	±12	—	±10 ⁻⁴	±0,4
	V_O (V)	V_{CC} (V)	V_{DD} (V)							
Input Low Voltage, V_{IL} Max.	1,9	5	10	1,5			—	—	1,5	—
	1,5, 13,5	10	15	3			—	—	3	—
Input High Voltage, V_{IH} Min.	1,9	5	10	3,5			3,5	—	—	—
	1,5, 13,5	10	15	7			7	—	—	—




Fig.5 – Minimum output high (source) current characteristics.




Fig.6 – Typical transition time as a function of load capacitance.




Fig.2 – Typical output low (sink) current characteristics.




Fig.3 – Minimum output low (sink) current characteristics.




Fig.4 – Typical output high (source) characteristics.




Fig.7 – Typical high-to-low propagation delay time as a function of load capacitance.

CD40109B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 20 \text{ ns}$,
 $C_L = 50 \text{ pF}$, $R_L = 200 \text{ k}\Omega$ unless otherwise specified

CHARACTERISTIC	SHIFTING MODE	V_{CC} (V)	V_{DD} (V)	LIMITS		UNITS
				Typ.	Max.	
Propagation Delay – Data Input to Output:	L-H	5	10	300	600	ns
		5	15	220	440	
		10	15	180	360	
	H-L	10	5	250	500	
		15	5	250	500	
		15	10	120	240	
Low-to-High Level, t_{PLH}	L-H	5	10	130	260	ns
		5	15	120	240	
		10	15	70	140	
	H-L	10	5	230	460	
		15	5	230	460	
		15	10	80	160	
3-State Disable Delay: $R_L = 1 \text{ k}\Omega$ Output High to High Impedance, t_{PHZ}	L-H	5	10	60	120	ns
		5	15	75	150	
		10	15	35	70	
	H-L	10	5	200	400	
		15	5	200	400	
		15	10	40	80	
Output Low to High Impedance, t_{PLZ}	L-H	5	10	370	740	ns
		5	15	300	600	
		10	15	250	500	
	H-L	10	5	250	500	
		15	5	250	500	
		15	10	130	260	
High Impedance to Output High, t_{PZH}	L-H	5	10	320	640	ns
		5	15	230	460	
		10	15	180	360	
	H-L	10	5	300	600	
		15	5	300	600	
		15	10	130	260	
High Impedance to Output Low, t_{PZL}	L-H	5	10	100	200	ns
		5	15	80	160	
		10	15	40	80	
	H-L	10	5	200	400	
		15	5	200	400	
		15	10	40	80	
Transition Time, t_{THL}, t_{TLH}	L-H	5	10	50	100	ns
		5	15	40	80	
		10	15	40	80	
	H-L	10	5	100	200	
		15	5	100	200	
		15	10	50	100	
Input Capacitance, C_I		Any Input		5	7.5	pF




Fig.8 – Typical low-to-high propagation delay time as a function of load capacitance.




Fig.9 – Typical input switching as a function of high-level supply voltage.




Fig.10 – High-level supply voltage vs. low-level supply voltage.




Fig.11 – Typical dynamic power dissipation as a function of input frequency.

CD40109B Types

TEST CIRCUITS




Fig. 12 – Output enable delay times test circuit and waveforms.




Fig. 14 – Input voltage.

Fig. 15 – input current.




Fig. 13 - Quiescent device current.





Fig. 16 – Dynamic power dissipation test circuit.

VCC	1	16	VDD
ENABLE A	2	15	ENABLE D
A	3	14	D
E	4	13	H
F	5	12	NC
B	6	11	G
ENABLE B	7	10	C
VSS	8	9	ENABLE C

CD40109B
TERMINAL ASSIGNMENT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).



Dimensions and pad layout for CD40109BH.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265